


ARRAY



Investor Invitation

*A Compute-In-Memory Arithmetic core with
+85% efficiency and throughput gains
using standard cmos technology*




www.fastarithmeticunits-dataroom.com

Revolutionizing Mining ASIC Architecture:

Scalable, Low-Cost Compute-In-Memory with +75% Gains in Bitcoin Mining Bottom-Line


Our Compute-In-Memory arithmetic core cuts data transfer, and enables practical **Compute-In-Memory (CIM) using standard transistors.** By colocalizing arithmetic and memory in a simple, linear grid, we eliminate the Von Neumann bottleneck, **drastically cutting energy and boosting performance, to deliver a** next-generation hashing core that can achieve +75% profit increase with standard CMOS technology.

Stateful Logic: A New Architectural Primitive




Problem: Von Neumann Bottleneck

Solving the **bottleneck between Memory and Arithmetic Logic Unit (Von Neumann Bottleneck)** in processors is crucial for curbing energy demands and performance walls.



Elementary Mathematical Operations (+/x), at the ALU, Cost **~1 pJ**


Moving Data Between Memory Levels and the ALU Costs Up To **100x More Energy!**




Causes for Von Neumann Bottleneck

The Von Neumann bottleneck makes up for **60-90% of the time latency and energy consumption** in modern processors, due to four main reasons:

The peripheral distance travelled between units is huge compared to the distances travelled inside the subunits.



We have a bandwidth problem when trying to increase bit capacity too much.



Energy costs are disproportionate.

~1 pJ to Add/Multiply
vs.
~100 pJ to Move Data



A single operation requires information to migrate between the memory and the ALU back and forth several times.



Compute - In - Memory

- Transformative improvements are achieved by performing computations directly in the memory (**up to 90% Time & Energy efficiency in some processors**).
- CIM has been implemented in some **niche applications**, but requires **expensive R&D** (often this means new materials, new machines, new processes, new generation fabs, etc.) and/or **complicated designs**.



Research Budgets into CIM Over the Last Decade (Estimates Based on Public Information)

IBM

\$400 Million USD

intel

\$1 Billion USD

SAMSUNG

\$500 Million USD

Traction

2020

Theoretical background.
Mathematical Proofs.

2024

- IEEE International Conference, Publication, and Peer-Review
- Independent IP Valuation at \$8 M USD
- Third-Party Market Report

2026

Ready for Silicon
Prototyping.

2022

International (PCT) patent
application filed in key
global jurisdictions.

2025


Logical Synthesis and Analysis for In-Memory Matrix
Multiplication (mathematical operation behind AI
and Computer Graphics) and Bitcoin Mining Engine.

O u r T e c h n o l o g y


Directly Embedded Into On-Chip Flip Flop Arrays dramatically reducing data movement between memory and arithmetic cores. The innovation is in the mathematical algorithm which redefines addition, and that can be executed with a regular grid of ordinary components (DFFs+AND/XOR gates).

This architecture **lowers energy per operation while increasing throughput**—particularly in hashing-dominant workloads (mining), vector/matrix operations (AI, graphics), and signal processing. It is an architectural shift that meaningfully expands the performance-per-watt achievable in ASIC designs.

- Low-Power, Low-Cost Design
- Linearly Scalable Bit Capacity
- In-Situ Processing (Super-Fast and Energy-Efficient)
- Based on Standard CMOS Memory and Transistor Technology



VS



Comparison Table


	Traditional Adder Architecture		Non Von Neumann Architectures			
	Ripple Carry-Over (1st Gen)	Parallel (Carry-Look Ahead, Carry-Save, Kogge-Stone, etc.)	Near-Memory Computing	Compute-In-Memory Transistor Arrays (FeFETs, MRAM, ReRAM, etc.)	ASIC (On-Chip Pipelines)	Simple and Linear Fast Adder (Bit-Level Embedded Logic & Memory)
Competitors	Low-Power Systems Texas Instruments	Traditional Processors Intel, Nvidia, IBM, AMD, etc.	NeuroBlade, Nvidia, MythicAI	IBM, Intel, Samsung, SK Hynix, MythicAI	BitMain, Etched, Nvidia, Cerebras, NeuroBlade	Our IP
Energy (Efficiency)						
Time (Latency)						
Manufacturing (Costs and Requirements)						
Technology (R&D)						
Applicability (Use Cases)						
Scalability (Bit Length)						

Total Addressable Market

Artificial Intelligence

\$200USD/
year in MP

Matrix multiplication is the core operation of neural networks. It directly affects the training speed and scalability of AI models.



Graphics and Gaming

\$100USD/
year in MP

Transformations like rotation, scaling, and translation in 3D graphics rely on matrix operations.



Blockchain and Bitcoin Mining

\$60USD/
year in MP

Matrix multiplication is fundamental to many cryptographic algorithms used for secure key exchange, encryption, and decryption.



Digital Signal Processing

\$40USD/
year in MP

DSP for audio, image, and video data relies on matrix multiplication for tasks like imaging, filtering, coordinate transformations, and data compression.



Data Analysis and Big Data

\$60USD/
year in MP

Principal Component Analysis (PCA) and ML models leverage matrix multiplication to analyze correlations and patterns in massive datasets.



Cryptography and Security

\$30USD/
year in MP

Matrix multiplication is fundamental to cryptographic algorithms used for securing sensitive data, especially in real-time applications.



Annual Spending on Microprocessors:



\$540 Billion USD

There is a wide range of industries to which our IP is applicable, but we believe the Bitcoin Mining and AI industries are our first go-to strategy because of the huge benefits our IP will have in mining architectures and ROI projections.

Business Model

The verified and patented prototype design will be licensed to ASIC design firms and foundries, generating revenue in the form of Upfront Licensing Fees, and Percentage Share in Manufacturing Yields (e.g., in-kind payment of 1-3% of ASICs manufactured with our IP). We will use the mining ASICs to set up mining operations.

Our architecture addresses a foundational inefficiency in the computing stack by **reducing data movement**, unlocking significant energy savings across data centers and compute-intensive applications.



LESS DATA MOVEMENT. LOWER ENERGY. GREATER IMPACT.


Process to Market

6-Month Milestone




Verified and Benchmarked
Arithmetic Core

12-Month Milestone



Complete RTL
design of ASIC
Processor

16-Month Milestone



Silicon-Ready
GDSII Stream File.

Licensing Revenue



Revenue from
Commercial License
Agreements

L e t ' s P a r t n e r

We are launching a dedicated venture to commercialize our next-generation arithmetic core in Bitcoin mining cores, establishing a new efficiency standard and creating a strategic partnership for broader processor applications.

- We are seeking **\$6.6 Million USD** of investment to develop a licensable asset and co-design the next-generation Bitcoin mining processors.
- Our core IP has received a **Third-Party valuation by Intra-Com Group GmbH (Germany-based IP Firm) of \$8 Million USD**. This valuation will increase during 2026 as key jurisdictions (China, Canada, India, Japan, S. Korea, Singapore, UK, USA) grant patent status.

THANK YOU!



Juan Pablo Ramirez

Architect, Project Manager & CEO
jramirez@binaryprojx.com



Pablo César Vázquez Estrella

Chief Financial Officer
pablo.vazquez@binaryprojx.com



Sergio Adrián Trujillo González

Senior Software Engineer
sergio.trujillo@binaryprojx.com



Héctor Alejandro Galvez López

Consultant in Elec. Eng.
 University of Guadalajara
hgalvez@binaryprojx.com

www.fastarithmetricunits-dataroom.com